The development of display scan drivers is an essential step in the effort to develop transparent and flexible display devices based on nanowire transistors. Here we report a transparent nanowire-based shift register that functions as the standard logic circuit of a display scan driver. To form the shift register circuits using only n-type nanowire transistors, a novel circuit structure was introduced to avoid the output voltage drop typical of purely n-type circuits. A circuit simulation based on the measured nanowire transistor characteristics was developed in the planning phase to verify the circuit operation of the shift register. The shift register successfully produced an output of 0-3 V without an output voltage drop while applying an input of 3 V peak to peak. In addition, the shift register was designed to have multiple channels with a randomly oriented nanowire placement method to enhance the operation yield.
Introduction
As the electronics industry has developed and begun to require highly integrated electronic devices, nanoscale electronics has been attracting increasing attention. The most promising building blocks in nanoscale electronics are currently based on nanowires [1] [2] [3] , and research on electronic, optical, and sensing devices that use the unique characteristics of nanowires is being actively pursued [4] [5] [6] . These nanowire devices feature one-dimensional crystal structure, high mobility, high on-current, optical transparency, and mechanical flexibility. One area of interest is the use of nanowires in next-generation display applications [7, 8] . In particular, several studies have reported the development of inverters, NAND gates, NOR gates, ring oscillators, and pixel drive circuits using nanowires or carbon nanotubes [9] [10] [11] [12] [13] [14] . However, there have been no reports of nanowire devices being used for a shift register, which is the standard and essential unit circuit in display scan drivers. In a matrix-type driving scheme, scan driver circuits transfer scan signals to row lines successively according to the clock signal. Researchers have investigated methods of integrating a scan driver into a substrate for enhanced integration and compactness of flat panel displays. However, only thin film devices have been successful so far. Thus, existing thin film scan driver circuits could potentially be replaced by nanowire devices [1-3, 15, 16] for fabricating flexible and transparent display devices.
Here, we report a transparent shift register for use in a display scan driver. We propose a circuit layout design for fabricating a shift register with only n-type nanowires, and a nanowire fabrication process that enhances the device operation yield of the shift register. Pre-fabrication verification methods for a shift register applicable to nanowire transistors and designed by direct current (DC) modeling are also investigated.
Experimental section
Fabrication and analysis of the shift register. The shift register consists of an assembly of bottom-gate-structure nanowire transistors. For the bottom gate electrodes, a pattern was formed from indium tin oxide (ITO) layers ∼100 nm thick by the lift-off method. For the gate insulator, an Al 2 O 3 (ε ∼ 9) layer ∼30 nm thick was produced by atomic layer deposition. A contact hole was patterned for the application of voltage to the lower gate electrodes by a wet chemical etching process. SnO 2 nanowire channels were then created by the randomly oriented nanowire placement process. The channel length between the source-drain electrodes is ∼3 μm. The nanowires were grown by chemical vapor deposition [17] and have an average diameter and length of ∼60 nm and >10 μm, respectively. The grown SnO 2 nanowire was analyzed by field emission scanning electron microscopy (FE-SEM) and highresolution transmission electron microscopy (HR-TEM). Most of the nanowires exhibited shapes which are straight in the growing direction. However, a few nanowires dashed against one another or were bent or dropped while growing and moving upwards. If the nanowires grown by this method are diluted with solution and dispersed onto the actual substrate, they are cut into shorter pieces compared to full-grown nanowires. In addition, the form of nanowires attached to the channel area of an actual transistor can be regarded as straight. Moreover, as individual SnO 2 nanowires were examined with TEM, they were proved to have single-crystalline structures. After dispersion of nanowires, only the channel region was covered with blocking layers using photoresist, and the nanowires in non-channel regions were removed by ultrasonication. Steps 1-1 to 1-4 in figure 2(A) were repeated eight times. Then the source-drain electrodes at each end of the nanowires were formed from Al/ITO bilayers with thicknesses of 50 nm/70 nm by the lift-off method.
Electrical measurement of the shift register. The output signal (V N −1 ) of the previous stage, and clock signals CLK 1 and CLK 2 were output using a dual-channel arbitrary/function generator (AFG3252) and a function/arbitrary waveform generator (Agilent 33250A). The output signals were delivered to a probe station (Summit 12971B) through a Bayonet NeillConcelman (BNC) cable. The signals were then applied to each pad of the shift register in the probe station. The output signal of the shift register was output through an oscilloscope (DPO4104).
Results and discussion
In complementary metal-oxide-semiconductor circuits using both n-type and p-type transistors, it is not difficult to implement high and low output voltages. In contrast, when using logic circuits with only n-type transistors, a voltage loss having the same magnitude as the threshold voltage of the n-type transistor is reflected in the high output voltage. In particular, in a shift register, the output voltage of the previous stage is used as the input voltage for the next stage; therefore, an inadequate high-voltage output might cause circuit malfunctions as the ongoing output voltage decreases stage by stage. To solve this problem with the output voltage, we propose a shift register with a new circuit design. Figure 1 (A) shows a field emission scanning electron microscopy (FE-SEM) image of the novel shift register design consisting of n-type nanowire transistors. The shift register proposed here consists of a reference (lowlevel) voltage (V ss ), a pre-output voltage (V N −1 ), an output voltage (V N ), two clock signals (CLK 1 and CLK 2 ), and four internal nanowire transistors (T 1 , T 2 , T 3 , and T 4 ) for intercircuit operation. The output voltage malfunction typically generated in an n-type-only shift register is controlled by a parasitic capacitance (C gd ) generated at T 2 . The inset If any fabricated nanowire transistor in the circuit is inoperative, the entire circuit may systematically fail. To avoid this problem, four internal transistor devices were connected in parallel as multi-channel units to increase the probability of normal operation. In other words, parallel connections were established between T 1 and T 3 with 4 channels and between T 2 and T 4 with 24 channels. Therefore, even if only one nanowire transistor works, the shift register circuit can operate normally.
The suggested shift register was designed for use as a gate driver in a display panel. The gate line of the display panel will be its load; thus, the output stage of the shift register can drive a large capacitive load. Accordingly, T 2 and T 4 , which are used for output delivery, are usually designed to be bigger than T 1 and T 3 , considering the capacitance load of the panels. The fabricated shift register is connected to T 2 and T 4 in parallel with 24 nanowire transistors, which is six times as many as between T 1 and T 3 , in order to bear the load of the measurement equipment.
Unexpected capacitance or short circuits could occur because of the increased density of nanowires in the channel region or the nanowire distribution in the non-channel region.
To prevent these problems, the randomly oriented nanowire placement method was introduced.
Figure 2(A) shows a schematic diagram of the randomly oriented nanowire placement method of repeated dispersion/blocking processes.
The nanowires were dispersed in the substrate on which the device was to be fabricated, and only the channel regions were covered with blocking layers using photoresist. The nanowires dispersed on the device substrate were then removed from areas through ultrasonication where they were not required. This process was conducted eight times to increase the density of nanowires in the channel region.
The images of a nanowire cluster fabricated by this method are shown in figure 2(B) . The nanowire transistor device yield increased with the number of dispersion steps. On average, eight to ten nanowires were placed between the source-drain electrodes of the nanowire transistors in the shift register after eight dispersion/blocking processes. Tin oxide (SnO 2 ) nanowire transistor devices were fabricated using 1, 2, 4, and 8 dispersion/blocking processes, and 128 devices in each device substrate were measured. Figure 2(C) shows the yield of operational nanowire transistors in each device substrate. We obtained 23 operating transistors out of 128 (∼18%) after one dispersion/blocking process, 26 operating transistors out of 128 (∼20.3%) after two dispersion/blocking processes, 36 operating transistors out of 128 (∼28.1%) after four dispersion/blocking processes, and 63 operating transistors out of 128 (∼49.2%) after eight dispersion/blocking processes. These yield data allow us to estimate the number of nanowire channels in the transistor unit necessary for operating a shift register. For instance, using one dispersion/blocking step, we expect statistically that less than one (∼0.7 of a transistor) from among the four multi-channel transistors will operate, so the shift register will not work. As a result, we need at least four dispersion/blocking steps to produce a shift register that operates with four multi-channel transistors. The Figure 3(A) shows a cross-sectional view of the fabricated bottom-gate-structure nanowire transistor. The drain current versus drain-source voltage (I ds -V ds ) characteristics ( figure 3(B) ) and drain current versus gate-source voltage (I ds -V gs ) characteristics (figure 3(C)) of the SnO 2 nanowire transistors, used for planning the n-type-only shift register, were analyzed, and a DC model for circuit simulation was created in order to design the shift register circuit. The model takes into consideration the physical features and cylindrical channel structure of SnO 2 with a bandgap of 3.5 eV. The carriers produced in the nanowire transistors by capacitive coupling generate steady-state currents. Equation (1) is used to calculate the capacitance between a cylindrical nanowire and a plate-shaped gate electrode per unit length; in this equation, d, r , and ε denote the thickness of the gate insulator, the radius of the nanowire, and the permittivity of the gate oxide, respectively:
The charge concentration per unit length of nanowire in a given nanowire transistor structure can be calculated with equation (2); here V GS denotes the voltage at both ends of the gate and source, and V FB denotes the flat-band voltage in the nanowire transistor structure:
Thus, the total current flowing from the drain to the source in the X direction can be calculated using the integral equation given below; in equation (3), L and μ denote the length and electron mobility, respectively, of the nanowire: The n-type-only shift register consists of four nanowire transistors. C gd is used between CLK 1 , which is connected to the T 2 drain, and node A (T 2 's gate).
The relationship between the current and voltage characteristics of the nanowire transistor was investigated through this model, which considers channel length modulation and velocity saturation. The electrical characteristics of the nanowire transistor including the on-current can be varied via the number of nanowires consisting of channels. However, if the dispersion/blocking process producing nanowire transistor channels is repeated several times, consistent electrical characteristics are collected. In this regard, as for nanowire transistor modeling, the number of nanowires produced in the channels remains consistent if eight runs of the dispersion/blocking process are repeatedly employed. The number was assumed to be 2, as shown in figure 2(C). It was proved by measurement results that the on-currents of the device were distributed in a regular form. Accordingly, a device with the electrical characteristic at a median point was set as a typical case and a device with its electrical characteristic not within the range of 95.5% (m ± 2σ ) was assumed as the best/worst case for threetype device modeling (typical, best, and worst). The I ds -V ds curves and I ds -V gs curves for the simulated typical model and measured average values are shown in figures 3(B) and (C). The measured I ds -V ds characteristics of a representative SnO 2 nanowire transistor are shown in figure 3(B) , exhibiting typical n-type transistor characteristics. The SnO 2 nanowire transistors exhibit I on ∼ 2 μA at V ds = 3.0 V and V gs = 3.0 V. Figure 3 (C) shows an I ds -V gs plot for a representative nanowire transistor. The SnO 2 nanowire transistor exhibits an on-offcurrent ratio of (I on /I off ) ≈ 1.1 × 10 6 , V th = −0.1 V, SS = 0.12 V/dec, and mobility (μ) ≈ 31.75 cm 2 V −1 s −1 . As shown in these figures, the measured values are well matched with simulated values. Using this analysis, the operation of the shift register was examined before fabrication by means of simulations that used this model. Figure 4 (A) shows a block diagram of the proposed shift register. The pre-output voltage (V N −1 ) and three clock signals (CLK 1 , CLK 2 , and CLK 3 ) are used to operate the multi-stage shift register. Each shift register unit selects two signals from the three clock signals sequentially and applies them so that the output signal can be shifted and delivered. Figure 4(B) shows the circuit diagram of the shift register unit. The shift register consists of four nanowire transistors. The output pulse of the previous (N − 1) stage is connected to T 1 's gate and drain, and the CLK 1 pulse is provided by T 2 's drain. A source follower circuit determines the voltage level of the V N pulse according to that of node A. Note that in the source follower circuit, the voltage input to node A is input to the gate electrode of T 2 ; thus, the voltage level delivered to the output is decreased by the threshold voltage compared to the voltage input to node A. To prevent this problem, the proposed circuit uses a capacitance between CLK 1 , which connects to T 2 's drain, and node A, which is T 2 's gate. If CLK 1 changes from low to high with T 2 on, C gd creates a boost, and the voltage at node A increases because of the voltage input to C gd . As a result, the planned voltage at node A is higher than the high voltage of CLK 1 , so the output V N of the shift register can deliver the correct high voltage. The required capacitance for the desired output voltage was first simulated and over 112 pF of overlap capacitance of the nanowire transistor (between the gate and drain) is required for the desired output voltage. The capacitance of the nanowire transistor fabricated considering process variations is around 140 pF, calculated using the formula
. As the boost can be implemented by optimizing the overlap capacitance of the nanowire transistor T 2 , the implementation was performed through the overlap capacitance in figure 1(A) . If a capacitor is added to use the boost, the dimension may become larger. In addition, this circuit was measured with an additional capacitor to verify the required capacitance. The experimental result indicated that the additional capacitance was not required for the desired output voltage.
We get a simulation result for circuits based on the typical modeling mentioned earlier, whereas it was not included in the paper. Considering a circuit diagram, node A is boosted by CLK 1 with its input signal in a 'high' state. In addition, it was proved that the voltage of node A was increased to 5 V by the overlap capacitance produced between the T 2 gate and drain. The voltage of node A will increase due to overlap capacitance, which will enhance the operating capacity of T 2 and the current capacity in T 2 (as node A is the gate voltage of T 2 ). It takes a shorter period of time to charge the output layer.
The timing diagram for shift register operation is illustrated in figure 4 (C). In phase I, when the V N −1 signal becomes high, T 1 reaches the on state, and the voltage at node A increases to high-V TH1 (the threshold voltage of T 1 ). In addition, the voltage at node A, which is connected to the gate electrode of T 2 , increases, so T 2 reaches the on state. In phase II, when CLK 1 becomes high, it is output as voltage V N . Bootstrapping via C gd then increases the voltage at node A and creates the expected voltage level in the output stage. In phase III, CLK 2 becomes high, turning T 3 and T 4 on, decreasing the voltage at node A, and setting the output stage to low. Finally, after phase III, even when CLK 1 becomes high with V N −1 in the low state, the output stage does not exhibit any changes because T 2 is off. As a result, V N , which is shifted by one clock cycle from V N −1 , can be calculated. Figure 5 shows the waveforms of the shift register having this operational structure as measured using an oscilloscope. The V N −1 input signal was 50 Hz, and the other clock signals operated at 100 Hz; all signals had peak-to-peak values of 3 V. The rising time (the time required for the input signal to change from a high of 10% voltage (=0.3 V) to 90% voltage (=2.7 V)) plus the falling time (the time required for the input signal to change from a high of 90% voltage (=2.7 V) to 10% voltage (=0.3 V)) for the input signals is ∼80 μs. As shown in the figure, the output waveform V N used to verify the operation of the suggested circuit exhibits normal output according to the input signal, corresponding to the expected waveform shown in figure 4(C) . The rising and falling times of the output signal were 600 μs and 300 μs, respectively. In other words, it is expected that a circuit can operate up to 1 kHz. As a result, the current level of circuits can be used for displays with a Half Quarter Video Graphics Array (HQVGA, 240 × 160) or lower resolution. In the V N output waveform shown in the results, the output voltage changes slightly with the CLK 1 transition, whereas the voltage of the output stage is supposed to be in the low state regardless of the CLK 1 signals when V N −1 is in the low state. The reason is that the output voltage (V N ) changes because of the capacitance coupling of T 2 with changes in the CLK 1 signal. The voltage level is around 200 mV, which is assumed to be low for circuit malfunction. As a result, the V N output voltage is up to 3 V even though the circuit contains only n-type transistors. Thus, the scan driver is expected to operate using the shift register output of the previous band as the shift register input of the next band for numbers corresponding to the numbers of scan lines.
Conclusions
In summary, a shift register scheme that avoids the typical output voltage drop problem was proposed using only ntype SnO 2 nanowire transistors. The circuit was simulated by DC modeling, taking into consideration the cylindrical structure of the nanowire transistor, and the model verified the device characteristics, which enabled us to examine the operation of the shift register before it was fabricated. A method for producing circuits on large-area substrates with high yields and a nanowire cluster process were developed. A shift register circuit containing oxide nanowire transistors was fabricated using these methods and its successful operation was successfully demonstrated. The potential of these nanowires for use in the integrated circuits in flat panel displays was verified by the successful operation of the shift register, which is the fundamental circuit in the operating drivers of flat panel displays. Thus, these methods can be potentially applied to other integrated circuits in the future.
